I. INTRODUCTION
In the past few decades, the low power, low noise integrated multiple neural signal recording systems have been developed for understanding and monitoring neural activities. Important performance parameters of these recent activities are summarized in TABLE I [1, 2, 3, 4] . These systems generally consist of low pass filters to amplify small biopotentials and reject the high frequency noise; ADC for digitizing the spike data and wireless telemetry circuit to transmit data from implant body. The amplitude of extracellular spike signal ranges from 50 -500 uV and its frequency is on the order of 100Hz-7 kHz. Hence, there is a major design challenge to develop small low-power acquisition circuits and at the same time achieve an acceptable input-referred noise [5] . In this work, we present a two stage neural amplifier and 8 bit Pipelined ADC operating at 0.7V. A fully differential (FD) configuration is utilized to increase the common mode rejection, input common mode range, and reduce even order harmonic distortion. Section II introduces the optimized number of amplifier stages for minimum power and area; the 1.5 bit/stage multiplying digital to analog converter (MDAC) in Pipelined ADC with low Common Mode (CM) offset is discussed. The simulation and measurement results are shown in Section III and the conclusion is given in section IV.
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Guanglei An, Chriswell Hutchens and Robert L. Rennaker II Figure. 3. The geometries of the transistors for the first OTA are presented in TABLE II. In this application, low power and low area consumption are both important. However, there is a tradeoff between the both. This makes optimizing the number of amplifier stages important. Assuming the OTA of each stage is a folded cascode structure with equal gains K, and gain bandwidth product. The total power consumption and area product is given [6] :
G T is the total gain of amplifier and n is the number of stages. Considering that each stage should have a gain greater than 10 to ensure noise contributions for following stages is negligible, and the total gain requirement G T, is 900, a 2 stage amplifier with a gain of 30 per stage was selected. From post layout of two stage neural amplifier, the area of 1 st stage is only 10% larger than that of 2 nd stage, which is ensuing our previous assumption.
B. Pipelined ADC
The system block diagram of a pipelined ADC is shown in Figure. 4. The 8 bit 16 kSps pipelined ADC is comprised of a 2.5 bit front end followed by five 1.5 bit stage MDACs. A FD configuration with Correlated Double Sampling (CDS) techniques is utilized to alleviate the nonlinear distortion but with increased power consumption [7] . Of all the errors hindering ADC performance; noise, limited bandwidth, and DC gain, The voltage offset caused by mismatch is the more significant errors in the Pipeline ADC, followed by capacitor mismatch. Especially voltage offset from the first stage MDAC. As the offset voltage will propagate and be amplified by the gain of the following stages [8] :
where V OS, Total is the total offset voltage of Pipeline ADC, V OS , MDAC is the offset voltage of MDAC, and n is the number of stages. The 1.5 bit MDAC architecture is shown in Figure  5 . During PH1, the inputs of OTA are shorted to the outputs to CM voltage. During PH2, the SW 1 and 2 turn off but the leakage current through the two switches causes the sampled offset voltage at the inputs of OTA to drift, which further affects the offset voltage of CM nodes A and B. To reduce the leakage current through the switches, SW 5 and 6 are added to isolate the CDS capacitors from switch leakage present from output to input.
III. SIMULATION AND MEASUREMENT RESULTS
The neural amplifier and Pipeline ADC was fabricated in a 0.18-μm CMOS process and designed to operate on a 700mV supply. Figure 6 shows the combined neural amplifier frequency response. The midband gain is 58.4dB with a bandwidth of 710Hz to 8.26 kHz. The neural amplifier operates with 1.2V to 0.7V supplies consuming less than 1.90 μW at 700mV.
The transient response of neural amplifier is shown in Figure 7 . Large signal behavior of neural amplifier in cascade is validated with an input 0.5mV pulse 1.5ms in duration. The resulting 114mV differentiated output with rise/fall equal 750us. Given 
IV. CONCLUSION
The low power, low noise two stage fabricated and tested neural amplifier and an 8 bit low power pipelined ADC were presented. Optimal stages for power, gain and area ensure both low power and area efficiency. A low CM and differential offset ADC suitable for multi-channel neural recording application was also presented. The functionality of the proposed neural recording system has been verified via extracted simulations and measurement results. 
